# SILICON WAFER PRODUCTION AND SPECIFICATIONS

# Silicon Wafer Production

From Ingot to Cylinder

The monocrystals grown with the Czochralski or Float-zone technique are ground to the desired diameter and cut into shorter workable cylinders with e.g. a band saw and ground to a certain diameter.

## Flats

#### An orientation flat

is added to indicate the crystal orientation (Fig. 16), while wafers with an 8 inch diameter and above use a single notch to convey wafer orientation, independent from the doping type.

Two common techniques are applied for wafer dicing: Inside hole saw and wire saw, both explained in the following sections.



Fig. 15: Grinding, sawing, etching and polished (from left to right) are the work steps from an ingot to a finished wafer




Fig. 16: The usual ("SEMI-standard") arrangement of the flats with wafers in dependency on crystal orientation and doping

## Inside Hole Saw (Annular Saw)

The wafers are sawed inside a circular blade whose cutting edge is filled with diamond splinters (Fig. 17).


After sawing, the wafer surfaces are already relatively flat and smooth, so the subsequent lapping of the surfaces takes less time and effort.

However, only one wafer per annular saw can be cut at the same time, so this technique has a comparably low throughput which makes the wafers more expensive compared to wafers cut by a wire saw.

#### Wire Saw

In order to increase throughput, wire saws with many parallel wires are used which cut many wafers at once (Fig. 18). A long (up to 100 km) high-grade steel wire with a diameter of e 100 - 200  $\mu$ m is wrapped around rotating rollers with hundreds of equidistant grooves at a speed of typically 10 m/s. The mounted silicon cylinder is drained into the wire grid and thus cut into single wafers.





# MicroChemicals




Fig. 18: Diagram of the wire saw process. The two detailed enlargements above show the proportions between the Si-cylinder, wire spacing and wire diameter approximately to scale.

The wire is either coated with diamond splinters or wetted with a suspension of abrasive particles such as diamonds or silicon carbide grains, and a carrier (glycol or oil).

The main advantage of this sawing method is that hundreds of wafers can be cut at a time with one wire. However, the attained wafer surface is less smooth and more bumpy as compared to wafers cut by an annular saw, so the subsequent wafer lapping takes more time.

## Lapping

After dicing, the wafers are lapped on both sides in order to i) remove the surface silicon which has been cracked or otherwise damaged by the slicing process (e.g. grooves by the wire saw) and ii) thinned to the desired wafer thickness.

Several wafers at a time are lapped in between two counter-rotating pads by a slurry consisting of e.g.  $Al_2O_3$  or SiC abrasive grains with a defined size distribution.

## Etching

Wafer dicing and lapping degrade the silicon surface crystal structure, so subsequently the wafers are

# MicroChemicals

etched in either KOH- or HNO<sub>3</sub>/HF based etchants in order to remove the damaged surface.

## Polishing

After etching, both wafer surfaces appear like the rear side of finished single-side polished wafer. In order to attain the super-flat, mirrored surface with a remaining roughness on atomic scale, the wafers have to be polished. Wafer polishing is a multi-step process using an ultra-fine slurry with 10 - 100 nm sized grains consisting of e.g. Al<sub>2</sub>O<sub>3</sub>, SiO<sub>2</sub> or CeO, which, combined with pressure, erode and mechanically and chemically smoothen the wafer surface between two rotating pads.




Fig. 19: Diagram of a grinder (In principle also a polishing machine) for the wafer. The opposing and superimposed rotation ensures uniform material removal from the wafer surface without preference for one particular direction.

## Cleaning

Finally, the wafers are cleaned with ultra-pure chemicals in order to remove the polishing agents thereby making them residual-free and guaranteeing the particle specification.

# Silicon Wafer Specifications

## Diameter

The diameter of the silicon wafers are specified either in inches or mm. Although an inch is 25.4 mm, the diameters of wafers in inches are usually multiples of 25.0 mm (e.g. 4 inches = 100 mm), which should be clarified beforehand with the supplier.

The tolerance of the diameter is typically +/- 0.5 mm.

## Orientation

The wafer orientation (e.g. <100>, <110> or <111>) denotes the crystallographic plane parallel to the wafer surface. For certain applications, a defined tilting to the main crystallographic plane may be desirable, but usually an attempt is made to orient the wafer surface as precisely as possible to the main crystal plane; corresponding tolerances are generally +/- 0.5°.

## Surfaces

Usually both sides of silicon wafers are at least lapped and etched. Surface polishing is performed either on one (SSP = <u>Single-Side Polished</u>) or both sides, DSP = <u>Double-Side Polished</u>).

The roughness of the polished side(s) is approximately 1 nm (0.5 nm is technically feasible), of the unpolished side in the range of several  $\mu$ m.

## Doping and Resistivity

The dopant atoms incorporated during silicon crystal growth increase the electrical conductivity via an increase in the free electron (in the case of phosphor or arsenic dopants) or hole (boron as dopant) concen-

MicroChemicals

tration by up to many orders of magnitude beyond the value of undoped silicon. Below a doping concentration of approx.  $c = 10^{16}$  cm<sup>-3</sup> the resistivity drops reciprocally with c, towards a higher doping concentration the free carrier mobility drops which flattens the *R*(*c*) dependency (Fig. 21). Since the doping concentration is not perfectly homogeneous but axially and radially varies in the silicon crystal, the wafers are specified to a certain range (for CZ wafers typically within one order of magnitude, such as 1 - 10 ohm cm), through defined manufacturing processes and. where appropriate, a subsequent sorting of the wafers of a batch can even span a factor of approximately two.




Fig. 21: The dependency of the el. resistance of the doping concentration (boron and phosphorus or arsenic) in crystalline silicon. Because at very high doping concentrations, these act as imperfections which reduce the free carrier mobility, the specific resistance shrinks more and more slowly from a doping concentration of approx. 10<sup>16</sup>.

#### Thickness

The usual thickness of Si wafers is

dependent on their diameter due to reasons of mechanical stability during production and further processing, and is about 280  $\mu$ m (for wafers with 2 inch diameter), 380  $\mu$ m (3 inch), 525  $\mu$ m (4 inch), 675  $\mu$ m (6 inch) and 725  $\mu$ m (8 inch).

Within the context of conventional production methods, the wafer thickness is limited upwards to approx. 2 mm, since the polishing machines cannot accommodate thicker wafers. A limitation of the wafer thickness downwards to approx. 200  $\mu$ m as given by many manufacturers, is due to the risk of fracture




Fig. 20: In addition to the thickness inhomogeneity of a wafer (grey form), a wafer is "warped" in itself in various ways, which can be represented by so-called median surfaces (blue), which ignore the thickness inhomogeneity. The deviation of the median surface of a wafer to the planar reference surface (green) defines the parameters of bow and warp.

during grinding and polishing.

The thickness tolerance corresponds to the variation of the thickness measured in the wafer centre of a batch. Usually this parameter is specified with +/-25  $\mu$ m independent of the wafer diameter, the measured values are often at approx. +/-15  $\mu$ m.

This distribution does not, however, tell us how much a wafer deviates from the ideal cylindrical shape.

With the assistance of the planes and surfaces defined in Fig. 20, this identifies the values TTV, bow and warp described in the following.

## TTV

Die <u>Iotal Ihickness Variation</u> specifies the difference  $d_1 - d_2$  (Fig. 22 top) between the minimum and maximum thickness of a wafer.

Up to a diameter of 4 inches, wafers are usually specified on TTV <10  $\mu$ m (TTV <5  $\mu$ m can be realised without great technical effort). For larger diameters, the attainable values for TTV also increase.

#### Bow

The *bow* is defined by  $d_3 + d_4$  (Fig. 22 centre) as the maximum deviation of the median surface to a reference plane.

Up to a diameter of 4 inch wafers are usually specified on Bow < 40 microns, with larger diameters also increase the recoverable values for Bow.

## Warp

The value  $d_5 + d_6$  (Fig. 22 below) corresponds to the deviation of the median surface of the wafer from a reference plane

which is already corrected by the bow of the entire wafer.

Up to a diameter of 4 inches, wafers are usually specified for a warp < 40  $\mu$ m. For larger diameters, the attainable values for warp also increase.




Fig. 23: The polishing process during the wafer production creates a very smooth surface with a roughness of 1 nm or better.




Fig. 22: Diagram of wafers with greatly exaggerated thickness inhomogeneity and curvature for the representation of size  $d_1 \dots d_6$  from which the parameters of TTV, bow and warp are derived.

#### Micro-roughness

Irrespective of the thickness inhomogeneity which is expressed in the cm scale over the wafer in the variable TTV, there is a roughness on a substantially smaller  $\mu$ m and nm scale, which originates in the polishing step during the wafer production.

The (*Root Mean Square*, RMS) denotes the standard height deviation of a surface scan on a wafer.

For polished wafer sides, the RMS is typically specified at < 1 nm; technically feasible is also < 0.5 nm which corresponds to a smoothness on the atomic scale.

#### **Our Photoresists: Application Areas and Compatibilities**

	Recommended Applications <sup>1</sup>	Resist Family	Photoresists	Resist Film Thickness <sup>2</sup>	Recommended Developers <sup>3</sup>	Recommended Re- movers <sup>4</sup>
	Improved adhesion for wet etching, no	AZ <sup>®</sup> 1500	AZ <sup>®</sup> 1505 AZ <sup>®</sup> 1512 HS AZ <sup>®</sup> 1514 H AZ <sup>®</sup> 1518	≈ 0.5 μm ≈ 1.0 - 1.5 μm ≈ 1.2 - 2.0 μm ≈ 1.5 - 2.5 μm	AZ <sup>®</sup> 351B, AZ <sup>®</sup> 326 MIF, AZ <sup>®</sup> 726 MIF, AZ <sup>®</sup> Developer	
		AZ <sup>®</sup> 4500	AZ <sup>®</sup> 4533 AZ <sup>®</sup> 4562	≈ 3 - 5 µm ≈ 5 - 10 µm		
Positive	focus on steep resist sidewalls	AZ <sup>®</sup> P4000 AZ <sup>®</sup> PL 177	AZ® P4110 AZ® P4330 AZ® P4620 AZ® P4903 AZ® PL 177	≈ 1 - 2 μm ≈ 3 - 5 μm ≈ 6 - 20 μm ≈ 10 - 30 μm	AZ <sup>®</sup> 400K, AZ <sup>®</sup> 326 MIF, AZ <sup>®</sup> 726 MIF, AZ <sup>®</sup> 826 MIF	IIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ 826 MIF $AZ^{\otimes}$ 100 Remover, TechniStrip $^{\otimes}$ P1316IIF, $AZ^{\otimes}$ 326 MIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ 826 MIFTechniStrip $^{\otimes}$ P1331 $AZ^{\otimes}$ 326 MIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ P100 Remover, TechniStrip $^{\otimes}$ P1331IIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ DeveloperIIF, $AZ^{\otimes}$ 726 MIF
Ъö	Spray coating	AZ PL 177 AZ <sup>®</sup> 4999	AZ PLITT	≈ 3 - o µm ≈ 1 - 15 µm		— TechniStrip <sup>®</sup> P1331
	Dip coating	MC Dip Coating F	Resist		AZ <sup>®</sup> 351B, AZ <sup>®</sup> 400K, AZ <sup>®</sup> 326 MIF, AZ <sup>®</sup> 726 MIF, AZ <sup>®</sup> 826 MIF	-
	Steep resist sidewalls, high resolution and aspect ratio for e. g. dry etching or plating	AZ <sup>®</sup> ECI 3000	AZ <sup>®</sup> ECI 3007 AZ <sup>®</sup> ECI 3012 AZ <sup>®</sup> ECI 3027	≈ 0.7 µm ≈ 1.0 - 1.5 µm ≈ 2 - 4 µm	$AZ^{\otimes}$ 351B, $AZ^{\otimes}$ 326 MIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ Developer	-
		AZ <sup>®</sup> 9200	AZ <sup>®</sup> 9245 AZ <sup>®</sup> 9260	≈ 3 - 6 µm ≈ 5 - 20 µm	$AZ^{\otimes}$ 400K, $AZ^{\otimes}$ 326 MIF, $AZ^{\otimes}$ 726 MIF	
	Elevated thermal softening point and high resolution for e. g. dry etching	AZ <sup>®</sup> 701 MiR	AZ <sup>®</sup> 701 MiR (14 cPs) AZ <sup>®</sup> 701 MiR (29 cPs)	≈ 0.8 µm ≈ 2 - 3 µm	$AZ^{\otimes}$ 351B, $AZ^{\otimes}$ 326 MIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ Developer	
Positive (chem. amplified)	Steep resist sidewalls, high resolution and aspect ratio for e. g. dry etching or plating	AZ <sup>®</sup> XT	AZ <sup>®</sup> 12 XT-20PL-05 AZ <sup>®</sup> 12 XT-20PL-10 AZ <sup>®</sup> 12 XT-20PL-20 AZ <sup>®</sup> 40 XT	≈ 3 - 5 μm ≈ 6 - 10 μm ≈ 10 - 30 μm ≈ 15 - 50 μm	AZ <sup>®</sup> 400K, AZ <sup>®</sup> 326 MIF, AZ <sup>®</sup> 726 MIF	AZ <sup>®</sup> 100 Remover, TechniStrip <sup>®</sup> P1316 TechniStrip <sup>®</sup> P1331
a		AZ <sup>®</sup> IPS 6050		≈ 20 - 100 µm		
age e- sal	Elevated thermal softening point and undercut for lift-off applications	AZ <sup>®</sup> 5200	AZ <sup>®</sup> 5209 AZ <sup>®</sup> 5214	≈ 1 µm ≈ 1 - 2 µm	AZ <sup>®</sup> 351B, AZ <sup>®</sup> 326 MIF, AZ <sup>®</sup> 726 MIF	TechniStrip <sup>®</sup> Micro D2 TechniStrip <sup>®</sup> P1316 TechniStrip <sup>®</sup> P1331
Image Re- versal		ті	TI 35ESX TI xLift-X	≈ 3 - 4 µm ≈ 4 - 8 µm	AZ 3316, AZ 320 WIF, AZ 720 WIF	
Negative (Cross-linking)	Negative resist sidewalls in combination with no thermal softening for lift-off application	AZ <sup>®</sup> nLOF 2000	AZ <sup>®</sup> nLOF 2020 AZ <sup>®</sup> nLOF 2035 AZ <sup>®</sup> nLOF 2070	≈ 1.5 - 3 μm ≈ 3 - 5 μm ≈ 6 - 15 μm		TechniStrip <sup>®</sup> NI555 TechniStrip <sup>®</sup> NF52 TechniStrip <sup>®</sup> MLO 07
		AZ <sup>®</sup> nLOF 5500	AZ <sup>®</sup> nLOF 5510	≈ 0.7 - 1.5 µm		
	Improved adhesion atom resist side		AZ <sup>®</sup> 15 nXT (115 cPs) AZ <sup>®</sup> 15 nXT (450 cPs)	≈ 2 - 3 µm ≈ 5 - 20 µm	AZ <sup>®</sup> 326 MIF, AZ <sup>®</sup> 726 MIF, AZ <sup>®</sup> 826 MIF	
(Cro	Improved adhesion, steep resist side- walls and high aspect ratios for e. g. dry etching or plating	AZ <sup>®</sup> nXT	AZ <sup>®</sup> 125 nXT	≈ 20 - 100 µm	$AZ^{\otimes}$ 326 MIF, $AZ^{\otimes}$ 726 MIF, $AZ^{\otimes}$ 826 MIF	TechniStrip <sup>®</sup> P1316 TechniStrip <sup>®</sup> P1331 TechniStrip <sup>®</sup> NF52 TechniStrip <sup>®</sup> MLO 07

#### **Our Developers: Application Areas and Compatibilities**

#### **Inorganic Developers**

(typical demand under standard conditions approx. 20 L developer per L photoresist)

AZ<sup>®</sup> Developer is based on sodium phosphate and –metasilicate, is optimized for minimal aluminum attack and is typically used diluted 1 : 1 in DI water for high contrast or undiluted for high development rates. The dark erosion of this developer is slightly higher compared to other developers.

AZ<sup>®</sup> 351B is based on buffered NaOH and typically used diluted 1:4 with water, for thick resists up to 1:3 if a lower contrast can be tolerated.

AZ<sup>®</sup> 400K is based on buffered KOH and typically used diluted 1:4 with water, for thick resists up to 1:3 if a lower contrast can be tolerated.

AZ<sup>®</sup> 303 specifically for the AZ® 111 XFS photoresist based on KOH / NaOH is typically diluted 1:3-1:7 with water, depending on whether a high development rate, or a high contrast is required

#### Metal Ion Free (TMAH-based) Developers

(typical demand under standard conditions approx. 5 - 10 L developer concentrate per L photoresist)

AZ<sup>®</sup> 326 MIF is 2.38 % TMAH- (TetraMethylAmmoniumHydroxide) in water.

AZ® 726 MIF is 2.38 % TMAH- (TetraMethylAmmoniumHydroxide) in water, with additional surfactants for rapid and uniform wetting of the substrate (e. g. for puddle development)

AZ<sup>®</sup> 826 MIF is 2.38 % TMAH- (<u>TetraMethylAmmoniumHydroxide</u>) in water, with additional surfactants for rapid and uniform wetting of the substrate (e. g. for puddle development) and other additives for the removal of poorly soluble resist components (residues with specific resist families), however at the expense of a slightly higher dark erosion.

#### **Our Removers: Application Areas and Compatibilities**

AZ<sup>®</sup> 100 Remover is an amine solvent mixture and standard remover for AZ<sup>®</sup> and TI photoresists. To improve its performance, AZ<sup>®</sup> 100 remover can be heated to 60 - 80°C. Because the AZ<sup>®</sup> 100 Remover reacts highly alkaline with water, it is suitable for this with respect to sensitive substrate materials such as Cu, Al or ITO only if contamination with water can be ruled out.

TechniStrip<sup>®</sup> P1316 is a remover with very strong stripping power for Novolak-based resists (including all AZ<sup>®</sup> positive resists), epoxy-based coatings, polyimides and dry films. At typical application temperatures around 75°C, TechniStrip<sup>®</sup> P1316 may dissolve cross-linked resists without residue also, e.g. through dry etching or ion implantation. TechniStrip<sup>®</sup> P1316 can also be used in spraying processes. For alkaline sensitive materials, TechniStrip<sup>®</sup> P1331 would be an alternative to the P1316. Nicht kompatibel mit Au oder GaAs.

TechniStrip® P1331 can be an alternative for TechniStrip® P1316 in case of alkaline sensitive materials. TechniStrip® P1331 is not compatible with Au or GaAs.

**TechniStrip**<sup>®</sup> NI555 is a stripper with very strong dissolving power for Novolak-based negative resists such as the AZ<sup>®</sup> 15 nXT and AZ<sup>®</sup> nLOF 2000 series and very thick positive resists such as the AZ<sup>®</sup> 40 XT. TechniStrip<sup>®</sup> NI555 was developed not only to peel cross-linked resists, but also to dissolve them without residues. This prevents contamination of the basin and filter by resist particles and skins, as can occur with standard strippers. TechniStrip<sup>®</sup> NI555 is not compatible with GaAs.

TechniClean<sup>TM</sup> CA25 is a semi-aqueous proprietary blend formulated to address post etch residue (PER) removal for all interconnect and technology nodes. Extremely efficient at quickly and selectively removing organo-metal oxides from AI, Cu, Ti, TiN, W and Ni.

TechniStrip<sup>™</sup> NF52 is a highly effective remover for negative resists (liquid resists as well as dry films). The intrinsic nature of the additives and solvent make the blend totally compatible with metals used throughout the BEOL interconnects to WLP bumping applications.

TechniStrip<sup>™</sup> Micro D2 is a versatile stripper dedicated to address resin lift-off and dissolution on negative and positive tone resist. The organic mixture blend has the particularity to offer high metal and material compatibility allowing to be used on all stacks and particularly on fragile III/V substrates for instance.

TechniStrip<sup>™</sup> MLO 07 is a highly efficient positive and negative tone photoresist remover used for IR, III/V, MEMS, Photonic, TSV mask, solder bumping and hard disk stripping applications. Developed to address high dissolution performance and high material compatibility on Cu, Al, Sn/Ag, Alumina and common organic substrates.

#### **Our Wafers and their Specifications**

#### Silicon-, Quartz-, Fused Silica and Glass Wafers

Silicon wafers are either produced via the Czochralski- (CZ-) or Float zone- (FZ-) method. The more expensive FZ wafers are primarily reasonable if very high-ohmic wafers (> 100 Ohm cm) are required.

Quartz wafers are made of monocrystalline SiO<sub>2</sub>, main criterion is the crystal orientation (e. g. X-, Y-, Z-, AT- or ST-cut)

Fused silica wafers consist of amorphous SiO<sub>2</sub>. The so-called JGS2 wafers have a high transmission in the range of ≈ 280 - 2000 nm wavelength, the more expensive JGS1 wafers at ≈ 220 - 1100 nm.

Our glass wafers, if not otherwise specified, are made of borosilicate glass.

#### Specifications

Common parameters for all wafers are diameter, thickness and surface (1- or 2-side polished). Fused silica wafers are made either of JGS1 or JGS2 material, for quartz wafers the crystal orientation needs to be defined. For silicon wafers, beside the crystal orientation (<100> or <111>) the doping (n- or p-type) as well as the resistivity (Ohm cm) are selection criteria.

#### Prime-, Test-, and Dummy Wafers

Silicon wafers usually come as "Prime-grade" or "Test-grade", latter mainly have a slightly broader particle specification. "Dummy-Wafers" neither fulfill Prime- nor Test-grade for different possible reasons (e. g. very broad or missing specification of one or several parameters, reclaim wafers, no particle specification) but might be a cheap alternative for e. g. resist coating tests or equipment start-up.

#### Our Silicon-, Quartz-, Fused Silica and Glass Wafers

Our frequently updated wafer stock list can be found here:

è www.microchemicals.com/products/wafers/waferlist.html

#### Further Products from our Portfolio

Plating		
Plating solutions for e.g.g	old, copper, nickel, tin or palladium:	è www.microchemicals.com/products/electroplating.html
Solvents (MOS, VLSI, UL	SI)	
Acetone, isopropyl alcohol	, MEK, DMSO, cyclopentanone, butylacetat	te, è www.microchemicals.com/products/solvents.html
Acids and Bases (MOS, \	/LSI, ULSI)	
Hydrochloric acid, sulphuri	c acid, nitric acid, KOH, TMAH,	è www.microchemicals.com/products/etchants.html
Etching Mixtures		
for e.g. chromium, gold, si	licon, copper, titanium,	è www.microchemicals.com/products/etching_mixtures.html

#### **Further Information**


**Technical Data Sheets:** 

Material Safety Data Sheets (MSDS):

www.microchemicals.com/downloads/product\_data\_sheets/photoresists.html

www.microchemicals.com/downloads/safety\_data\_sheets/msds\_links.html

#### **Our Photolithography Book and -Posters**



We see it as our main task to make you understand all aspects of microstructuring in an application-oriented way.

At present, we have implemented this claim with our book **Photolithography** on over 200 pages, as well as attractively designed DIN A0 posters for your office or laboratory.

We will gladly send both of these to you free of charge as our customer (if applicable, we charge shipping costs for non-European deliveries):

www.microchemicals.com/downloads/brochures.html

www.microchemicals.com/downloads/posters.html

Thank you for your interest!

## **Disclaimer of Warranty & Trademarks**

All information, process descriptions, recipes, etc. contained in this book are compiled to the best of our knowledge. Nevertheless, we can not guarantee the correctness of the information. Particularly with regard to the formulations for chemical (etching) processes we assume no guarantee for the correct specification of the components, the mixing conditions, the preparation of the batches and their application.

The safe sequence of mixing components of a recipe usually does not correspond to the order of their listing. We do not warrant the full disclosure of any indications (among other things, health, work safety) of the risks associated with the preparation and use of the recipes and processes. The information in this book is based on our current knowledge and experience. Due to the abundance of possible influences in the processing and application of our products, they do not exempt the user from their own tests and trials. A guarantee of certain properties or suitability for a specific application can not be derived from our data. As a matter of principle, each employee is required to provide sufficient information in advance in the appropriate cases in order to prevent damage to persons and equipment. All descriptions, illustrations, data, conditions, weights, etc. can be changed without prior notice and do not constitute a contractually agreed product characteristics. The user of our products is responsible for any proprietary rights and existing laws.

Merck, Merck Performance Materials, AZ, the AZ logo, and the vibrant M are trademarks of Merck KGaA, Darmstadt, Germany

MicroChemicals GmbH Nicolaus-Otto-Str. 39 89079, Ulm Germany 
 Fon:
 +49 (0)731 977 343 0

 Fax:
 +49 (0)731 977 343 29

 e-Mail:
 info@microchemicals.net

 Internet:
 www.microchemicals.net